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Paraelectrical tuning of a charge carrier density as high as 1013 cm−2 in the presence of a high
electronic carrier mobility on the delicate surfaces of correlated oxides, is a key to the technological
breakthrough of a field effect transistor (FET) utilising the metal-nonmetal transition. Here we in-
troduce the Parylene-C/Ta2O5 hybrid gate insulator and fabricate FET devices on single-crystalline
SrTiO3, which has been regarded as a bedrock material for oxide electronics. The gate insulator
accumulates up to ∼1013cm−2 carriers, while the field-effect mobility is kept at 10 cm2/Vs even at
room temperature. Further to the exceptional performance of our devices, the enhanced compatibil-
ity of high carrier density and high mobility revealed the mechanism for the long standing puzzle of
the distribution of electrostatically doped carriers on the surface of SrTiO3. Namely, the formation
and continuous evolution of field domains and current filaments.
INTRODUCTION
A prominent feature of phase transitions in correlated
electron systems is the nanoscale dynamics leading to
future electronics such as switching devices and novel
nonvolatile resistance-change memory applications.1–9 In
spite of the long-standing research, device prototypes re-
main limited mainly due to the absence of a method
for a continuous (i.e., paraelectrical) and precise electro-
static control (gating) of a two dimensional (2D) charge
carrier density &1013 cm−2. Furthermore, oxygen and
cation stoichiometry are fairly unstable in perovskite-
type (ABO3) transition-metal oxides (TMOs).
10 Depo-
sition of dielectric oxides on the surface of ABO3 channel
for gating inevitably results in such kind of defects, in-
troducing randomness and eventually smearing the crit-
ical features of metal-insulator transitions.11 In the face
of these challenges, we have chosen to fabricate FET
adopting single-crystalline SrTiO3 for the channel. This
compound is a band insulator with a crystal structure
characteristic of many TMO Mott insulators, and be-
comes metallic by electron doping. SrTiO3 is an n-type
wide-gap semiconductor with a band gap of 3.2eV. It is
considered as a matrix for spintronic devices due to the
unique configuration of the spin-precession vector at the
surface and the absence of the Dresselhaus term.23 The
surface of the single crystal can be atomically flat and is
widely used as a substrate for correlated TMO thin films,
making it preferable candidate to test the suitability of
the reported gate insulator for future electronics. Iden-
tifying the technical methods and physical mechanism
for paraelectric tuning of electronic conduction in two
dimensional electron gases (2DEG) created at the sur-
face of SrTiO3 is a problem of bursting interdisciplinary
interest.12
High-density charge accumulation ∼ 1015 cm−2 was re-
cently realised13 through an electric double-layer (EDL)
on the surface of electrolytes such as ionic liquids. Al-
though the gating with EDL is a promising method for fu-
ture correlated electron devices, its viability is hindered,
because ionic liquids on the surface of TMOs may trigger
redox reactions, causing vacancies at the interface espe-
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e↵ective channel length in conventional semiconductors.
However, as the gate voltage is su ciently increased,
these e↵ects disappear and the channel current shows
almost Ohmic characteristics. Channel current shows a
monotonous increase from ⇠nA to ⇠100µA as the gate
voltage is increased up to 40V, thereby demonstrating
the continuous electrostatic control of the sheet carrier
density.
We have compared the field-e↵ect mobility µFE
at room temperature for the samples with di↵erent
Parylene-C thickness. The amount of raw materials (di-
monochloro-para-xylylene), total capacitance per unit
area, and thickness of Parylene-C thin film are summa-
rized in T ble I. All µFE are plotted against the esti-
mat d umber of sheet carrier density in Fig. 4(a). Here,
the field e↵ect mobility was calculated using the defini-
tion
µFE =
1
e
d ⇤
dn⇤
(1)
In Eq. 1, e is the elementary charge, n⇤ = CsqVG/e is
the nominal sheet carrier density at the channel region
deduced from the measured total capacitance, Csq is this
capacitance per unit area, and  ⇤ = (I/W )/( V/L)
is the sheet conductance, where I is the channel cur-
rent,  V = V 2   V 1 is the voltage drop along the
channel, W (L) is the channel width (length). Since
the channel current I increases immediately with the
FIG. 4. (color online) (a) Field-e↵ect mobility plotted against
the sheet carrier density for samples with di↵erent Parylene-
C thickness. Details about the samples are summarized in
Table I. (b) S-shape Negative Di↵erential Conductance ob-
served when gate voltage is increased (1-2-3-4-5-6) and the
corresponding I vs VG (c) graph for Sample C. Channel cur-
rent I doesn’t decrease back to the original value when VG
is decreased to 0V (6-7-8) displaying a significant hysteresis
associated with stacked insulator structure.
increase of gate voltage VG from zero, no threshold
voltage was necessary to be considered for the esti-
mation of the e↵ective sheet carrier density. All the
four samples showed extremely large µFE , as large as
10cm2/Vs even at room temperature.The values of µFE
are more than 10 times larger than the largest value
(µFE=0.3cm
2/Vs for n⇤=3⇥1012cm 2) that was so far
obtained for a Parylene-C/SrTiO3 FET at room temper-
ature [27]. These results manifest the Ta2O5/Parylene-C
bilayer gate insulator can realize large capacitance while
keeping the quality of the interface between Parylene-C
and SrTiO3 su ciently good.
Fig. 4(b) depicts how the channel current and voltage
di↵erence  V changes as VG is swept and VSD is main-
tained at 5V for Sample C, and the corresponding I vs
VG is plotted in Fig. 4(c). I vs  V graph shows a clear
S-shape negative di↵erential conductance (SNDC) when
VG is increased up to 50V (sequence 1-2-3-4-5-6) which
occurs in semiconductor systems due to filamentary in-
stability [28]. Such instabilities are associated with inho-
mogeneous charge distribution in the channel, where high
conductance regions are surrounded by low conductance
regions and current filaments form in order to minimize
the resistance encountered. A similar scenario is pro-
posed in Ref. 13 where FET structures are made on the
top of the SrTiO3 with only Parylene-C utilized as the
gate insulator. Authors discuss about the possible phase
separation to explain the discrepancy between magne-
toresistance and field-e↵ect mobilities. We attempted to
assess how SNDC evolves when VSD is changed. How-
ever, as seen from Fig. 4(b) and (c), channel current
doesn’t decrease back to the original value when gate
voltage is reduced down to zero (sequence 6-7-8), i.e.,
channel current exhibits significant hysteresis. This hys-
teresis is associated with the usage of bilayer gate insu-
lator, where some charges are trapped at the interface
between two insulators and don’t disappear when gate
electric field is removed. These charges gradually dissi-
pate; meanwhile they apply electric field to the channel
region and induce some amount of electrostatic charge
even when no gate voltage is applied. Waiting for about
12h was required for channel current at VG=0V to reach
its original value after application of gate voltage as high
as 50V.
The hysteresis makes performing VG sweep at di↵erent
VSD not feasible. Therefore, in order to observe system-
atic evolution of SNDC, VSD sweep measurements were
performed for every VG as VG was increased. Fig. 5 de-
picts the data taken from Sample B for this experiment.
Here x-axis ( V ) is normalized by source-drain voltage
VSD for ease of comparison and data corresponding to
same VSD are joined with dashed curve to show how char-
acteristics are modified as VSD is changed. Full S-shape
characteristics are observed when VSD is low; the char-
acteristics flatten as VSD is increased and after around
VSD=5V no negative di↵erential conductance character-
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power was 2W/inch2, and the sample-target distance was
140mm. The thickness of the Ta2O5 layer was around
200nm measured by the surface profiler (KLA Tencor).
Finally, 150nm thick Au gate electrode with an adhesion
layer of 5nm Ti was deposited on the top of Ta2O5 by
the electron-beam deposition with base pressure below
10 4Pa. The thickness of Parylene-C layer was deduced
for every sample, by using the measured capacitance val-
ues of a built-in capacitor (the area is 800µm ⇥ 800µm)
as well as the known variables (" of Parylene-C is 3.2,
" of Ta2O5 is 25). All the electronic measurements were
done using 4155C (Agilent) semiconductor parameter an-
alyzer, with 41501B option to increase the maximum
voltage to 200V. The Parylene-C thickness was double-
checked by the S-4800 (Hitachi High-Tech) scanning elec-
tron microscope (SEM). For the SEM measurement, the
sample was cleaved in liquid N2, since the Parylene-C
could not be cleaved easily at room temperature [26].
Fig. 1(b) shows the cross-section image of one of t e sam-
ples (Sample A in TableI) studied in this project. It is
seen that the values obtained by capacitor measurement
are in good agreement with SEM values.
In order to achieve the sheet carrier density of more
than 1013cm 2 electrosta ically, the thickness of the
Parylene-C should be less than 150nm. Such a thin film
of Parylene-C usually su↵ers from a large leak current,
which should be kept low (<1nA) at all times in or-
der to achieve an e↵ective carrier accumulation at the
channel region. It was found that the leak current de-
crease significantly when the Parylene-C is c vered by
Ta2O5. Fig. 2 shows the gate leak current as a func-
tion of the sheet carrier density for the gate insulators
with and without Ta2O5. The sample without Ta2O5
had Parylene-C layer of 3µm thick and the sample with
200nm Ta2O5 had Parylene-C layer of 58nm thick. Al-
though the total thickness of the bilayer gate insulator
is ten times thinner than the 3µm thick Parylene-C, the
leak current is lower by an order of magnitude similar
FIG. 2. (color online) Gate leak current plotted against the
sheet carrier density for the bilayer gate insulator with 200nm
Ta2O5 on the top of 48nm Parylene-C (opaque square) and
for that of only 3µm Parylene-C (transparent square).
TABLE I. Deposition parameters of di↵erent samples studied
in this project.
Amount of raw Total capacitance Parylene-C
Sample material (mg) /area (nF/cm2) thickness (nm)
A 300 34 57.7
B 350 24.97 87.9
C 400 22.25 101.7
D 600 12.56 199.9
to the trend reported in Ref. 22. This means the sput-
tering deposition of Ta2O5 does not g ve a worrisome
damage to the Parylene-C thin film. Actually, the cross-
section SEM image of the bilayer gate insulator presented
in Fig. 1(b) and the zoomed-in inset show that both in-
sulator films are niform over the scanning area. This
uniformity, i.e., good quality of the insulator, justifies
the low leak current passing through it.
Then, we wonder whether the characteristics, espe-
cially the field-e↵ect mobility of new samples can be as
good as that of the samples without Ta2O5 [12]. For each
measurement a constant bias was maintained between
drain (D) and source (S) electrodes in Fig. 1(a) (source-
drain voltage or VSD), and between gate (G) and source
electrodes (gate voltage or VG); one of these biases was
changed between measurements. Channel current was
measured as the current leaving the drain electrode and
two other electrodes (V1 and V2) were used a voltage
probes. Fig. 3 shows the channel current plotted against
source-drain voltage (a),(b) and (c), and against the volt-
age di↵erence between V1 and V2,  V (d), (e) and (f) for
di↵erent values of the gate voltage for Sample B. When
gate voltage is low and comparable with VSD, channel
current shows the usual saturation behavior which oc-
curs due to pinch-o↵ of carrier density and shortening of
FIG. 3. (color online) Channel current vs source-drain volt-
age (top) and voltage di↵erence between V1 and V2 electrodes
in Fig. 1(a) (bottom) plotted for di↵erent values of the applied
gate voltage (as indicated) for Sample B.
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power was 2W/inch2, and the sample-target distance was
140mm. The thickness of the Ta2O5 layer was around
200nm measured by the surface profiler (KLA Tencor).
Finally, 150nm thick Au gate electrode with an adhesion
layer of 5nm Ti was deposited on the top of Ta2O5 by
the electron-beam deposition with base pressure below
10 4Pa. The thickness of Parylene-C layer was deduced
for every sample, by using the measured capacitance val-
ues of a built-in capacitor (the area is 800µm ⇥ 800µm)
as well as the known variables (" of Parylene-C is 3.2,
" of Ta2O5 is 25). All the electronic measurements were
done using 4155C (Agilent) semiconductor parameter an-
alyzer, with 41501B option to increase the maximum
voltage to 200V. T e Parylene-C thickness was double-
checked by the S-4800 (Hitachi High-Tech) scanning elec-
tron microscope (SEM). For the SEM measurement, the
sample was cleaved in liquid N2, since the Parylene-C
could not be cleaved easily at roo temperature [26].
Fig. 1(b) shows the cross-section image of one of the sam-
ples (Sample A in TableI) studied in this project. It is
seen that the values obtained by capacitor measurement
are in good agreement with SEM values.
In order o achieve the sheet carrier d sity of more
than 1013cm 2 electrostatically, the thickness of the
Parylene-C should be less than 150nm. Such a thin film
of Parylene-C usually su↵ers from a large leak current,
which should be kept low (<1nA) at all times in or-
der to achieve an e↵ective carrier accumulation at the
channel region. It was found that the leak current de-
creases significantly when the Parylene-C is covered by
Ta2O5. Fig. 2 shows the gate leak current as a func-
tion of the sheet carrier density for the gate insulators
with and without Ta2O5. The sample without Ta2O5
had Parylene-C ayer of 3µm thick and the sample with
200nm a2 5 had Parylene-C layer of 58nm thick. Al-
though the total thickness of the bilayer gate insulator
is ten times thinner than the 3µ thick Parylene-C, the
leak current is lower by an order of magnitude similar
FIG. 2. (color online) Gate leak current plotted against the
sheet carrier density for the bilayer gate insulator with 200nm
Ta2O5 on the top of 48nm Parylene-C (opaque square) and
for that of only 3µm Parylene-C (transparent square).
TABLE I. Deposition parameters of di↵erent samples studied
in this project.
Amount of raw Total capacitance Parylene-C
Sample material (mg) /area (nF/cm2) thickness (nm)
A 300 34 57.7
B 350 24.97 87.9
C 400 22.25 101.7
D 600 12.56 199.9
to the trend reported in Ref. 22. This means the sput-
tering deposition of Ta2O5 does not give a worrisome
damage to the Parylene-C thin film. Actually, the cross-
section SEM image of the bilayer gate insula or presented
in Fig. 1(b) and the zoomed-in inset show that both in-
sulator films are uniform over the scanning area. This
uniformity, i.e., good quality of the insulator, justifies
the low leak current passing through it.
Then, we wonder w ther the characteristics, espe-
cially the field-e↵ect mobility of new samples can be as
good as that of the samples without Ta2O5 [12]. For each
measurement a constant bias was maintained between
drain (D) and source (S) electrodes in Fig. 1(a) (source-
drain voltage or VSD), and between gate (G) and source
electrodes (gate voltage or VG); one of these biases was
changed between measurements. Channel current was
measured as the current leaving the drain electrode and
t o other electrodes (V1 and V2) were used as voltage
probes. Fig. 3 shows the channel current plotted against
source-drain voltage (a),(b) and (c), and against the volt-
age di↵erence between V1 and V2,  V (d), (e) and (f) for
di↵erent values of the gate voltage for Sample B. When
gate voltage is low and comparable with VSD, channel
current shows the usual saturation behavior which oc-
curs due to pinch-o↵ of carrier density and shortening of
FIG. 3. (color online) Channel current vs source-drain volt-
age (top) and voltage di↵erence between V1 and V2 electrodes
in Fig. 1(a) (bottom) plotted for di↵erent values of the applied
gate voltage (as indicated) for Sample B.
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power was 2W/inch2, and the sample-target distance was
140mm. The thickness of the Ta2O5 layer was around
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section SEM image of the bilayer gate insulator presented
in Fig. 1(b) and the zoomed-in inset show that both in-
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gate voltage is low and comparable with VSD, channel
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FIG. 1. (a) Photograph of a typical FET structure fab-
ricated on the top of a (100) surface of a single-crystalline
SrTiO3. Gate (G), source (S), drain (D) electrodes and four
other potential probes such as V1 and V2 are indicated. A
gold wire of 25µm diameter is attached by conducting gold
paint (Silvest 8560-1A, Tokuriki Chemicals). (b) Scanning
electron microscopy images of the cross sections of the bilayer
gate insulator. The sample was cleaved at room tempera-
ture (left) and at liquid N2 temperature (right). See Methods
Summary for details. (c) Gate leak current plotted against
the sheet carrier density for the bilayer gate insulator with
200 nm Ta2O5 deposited on the top of 48 nm Parylene-C (blue
opaque square) and for the single layer gate insulator of 3µm
Parylene-C (red transparent square). (d) Field-effect (FE)
mobility plotted against the sheet carrier density for samples
A, B, C, and D with different Parylene-C thickness as sum-
marised in Table I.
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2TABLE I. Parylene-C thickness of the four different samples
reported in this work. The values of thickness were estimated
from the measured values of capacitance of the bilayer gate
insulators.
Sample
Amount of raw
material (mg)
Bilayer
capacitance
per area
(nF/cm2)
Estimated
Parylene-C
thickness (nm)
A 300 34 57.7
B 350 24.97 87.9
C 400 22.25 101.7
D 600 12.56 199.9
cially in the presence of high electric fields.14,15 In addi-
tion, the continuous control of the carrier density with
EDL can be done only by using liquid electrolytes, which
are unsuitable for integration to the present solid-state
electronics.
Here, we have engineered a bilayer of poly-monochloro-
para-xylylene (known as Parylene-C)16 with Ta2O5,
Fig. 1. Ta2O5 has a high dielectric constant ε= 25 and
a relatively high dielectric strength ∼4 MV/cm.17 The
combination of Ta2O5 and Parylene-C into a single gate
insulator enabled a sheet carrier density of ∼1013 cm−2
while keeping the field effect mobility of the SrTiO3 sur-
face at ∼10 cm2/Vs. Fabrication details can be found in
the Methods Summary. The electronic transport mea-
surements were performed using an Agilent 4155C semi-
conductor parameter analyser.
RESULTS
Fig. 1 (c) shows the gate leak currents plotted against
the sheet carrier density for the bilayer gate insulator
and for the single Parylene-C gate insulator. Although
the total thickness of the bilayer gate insulator is 10
times thinner than the 3µm-thick Parylene-C, the leak
current of the bilayer is an order of magnitude lower,
which is similar to the trend reported earlier.18 Hence,
the sputtering deposition of Ta2O5 does not damage the
Parylene-C thin film. Fig. 1 (d) depicts an upturn in the
increase of the field effect mobility at sheet carrier densi-
ties 2−4×1012 cm−2. The field effect mobility is defined
as µFE ≡ 1
e
d σsq
dnsq
, where σsq ≡ (ISD /W )/(∆V/Lo) is the
sheet conductance and nsq ≡ Csq(VG−Vth)/e is the nom-
inal sheet carrier density in the channel region. ISD is the
channel current, Lo (and ∆V ) is the distance (and volt-
age difference) between channel electrodes V2 and V1,
W is the channel width, Csq is the measured total ca-
pacitance per unit area, and e is the elementary charge.
Although ISD increased almost exponentially with the ap-
plication of VG, the ISD-VG behaviour is different from
that in the conventional subthreshold regime. In fact,
all our samples showed extremely large µFE, ∼10 cm2/Vs
at large carrier densities (i.e., large VG) without reach-
ing saturation even at room temperature. Thus, we set
the threshold voltage Vth = 0. Notably, µFE is an order
of magnitude larger than earlier reports for a Parylene-
C/SrTiO3 FET at room temperature (µFE = 0.3 cm
2/Vs
for nsq = 3×1012 cm−2),19 and comparable to the bulk
Hall mobility of SrTiO3.
20
The typical ISD-VSD characteristics of Sample B in
Fig. 2 (a) indicate that the current saturates for large
VSD as in conventional semiconductor FETs, where it oc-
curs due to the pinch-off of the channel. The satura-
tion vanishes when the channel current in Fig. 2 (a) is
plotted against the voltage drop inside the channel ∆V ,
Fig. 2 (b). Hence, the pinch-off region is rather small
even at low VG and emerges between the drain and the
V2 electrode for VSD below 5 V. Fig. 2 (c) shows that the
current increases monotonically from ∼1 nA to ∼100µA
as the gate voltage increases up to 40 V, thereby demon-
strating a continuous electrostatic control of the sheet
carrier density.
FIG. 2. (a) Channel current of Sample B plotted against the
source-drain voltage VSD for the different values of the applied
gate voltage VG. (b) Same as (a) but the horizontal axis is
the voltage difference ∆V between V2 and V1 electrodes. (c)
Channel current of Sample C plotted against VG for VSD = 5 V.
Furthermore, for small fixed values of VG, although the
channel current does not change very much (Fig. 3 (a)),
the ratio ∆V /VSD decreases rapidly with increasing VSD.
This feature can be associated with the formation of field
domains.21 We also observe that in various parameter
conditions, ∆V /VSD approaches the geometrical value
∼0.37 = (V1-V2 distance 295µm)/(source-drain distance
800µm). This indicates that in those regimes the con-
tact resistance between SrTiO3 and Al electrodes, which
is expected to be ohmic, is indeed negligibly small com-
pared to the channel resistance of SrTiO3. It is inter-
esting, however, to observe the behaviour of ∆V /VSD
with increasing VG and with fixed (small) value of VSD
in Fig. 3 (a). This feature is the so-called S-type nega-
tive differential resistivity (SNDR) associated with the
formation of current filaments.21
The rather complicated behaviour of the ISD vs
3FIG. 3. (a) Channel current of Sample C plotted against
∆V /VSD. VSD is swept from 0 to 10 V for the different values
of VG as shown in the thick green lines. The dashed lines
indicate the VSD contour, in which SNDR is seen for low VSD
and vanishes with increasing VSD. (b) The results of numerical
simulations. The voltages are expressed in arbitrary units.
See Supplementary Materials for details.
(∆V /VSD) curves in Fig. 3 (a) was qualitatively repro-
duced (Fig. 3 (b)) by a model calculation based on the fol-
lowing assumptions: (i) the existence of a low VG regime
where charge carriers are mainly spatially and inhomoge-
neously confined in cells, and move through the channel
region by incoherent tunnelling, (ii) a higher VG regime
where the conductive cells overlap and percolating con-
duction paths are formed, and (iii) a well developed ho-
mogeneous 2DEG with barriers formed at the interfaces.
We modelled the experimental system through a 2D resis-
tor network array where the transport properties of each
cell is determined primarily by the local electron density.
The cells are assumed to be randomly distributed shallow
potential wells for carriers with a site dependent poten-
tial strength ψdis(r). At low VG and VSD, the cells have
low density and the carriers are confined. The carriers
move between cells by a variable range hopping (VRH)
mechanism. At higher applied voltages, the occupation
of cells increases and the carriers delocalise, augment-
ing their mobility. For given external potentials VG and
VSD, we solve for the resistor network and compute the
local voltages at all cells along the 2D channel. These
local voltages are then compared to the corresponding
values of the local confining potential of the cell ψdis(r).
If their difference is negative, the mobility is assumed to
be the VRH type, whereas if it is positive, we adopt a
much larger value, consistent with a band-like conduc-
tion in the metallic state. The interfaces at the source
and drain electrodes are simply modelled as barriers with
potential height ψb. The details of the model and the nu-
merical study are presented in the Supplementary Ma-
terials. Our numerical study captures the qualitative
transport behaviour shown in Fig. 3, providing new in-
sight to the conduction states of 2DEGs in SrTiO3. In
fact, it demonstrates that the system evolves through a
variety of regimes connected through crossovers depicted
schematically in Fig. 4.
DISCUSSION
In summary, we have demonstrated that the Parylene-
C/Ta2O5 bilayer overcomes previous limitations, achiev-
ing the required large electrostatic carrier doping, while
keeping a high quality interface with the TMO. The hy-
brid gate insulator can sustain a sheet carrier density
of 8×1012 cm−2, without introducing formidable dam-
age to the channel interface, as the field-effect mobil-
ity of SrTiO3 exceeds 10 cm
2/Vs, even at room temper-
ature. The excellent agreement of our numerical study
with measurements on the hybrid gate insulator, indi-
cate a continuous evolution through a variety of differ-
ent regimes, including tuneability of field domains and
current filaments on the surface of SrTiO3. Our findings
provide a novel method for paraelectrical tuning of metal-
nonmetal transitions in correlated electron devices made
of ABO3-type TMOs. Notably, the fabrication details
and physical mechanism reported here may be applied
towards emergent oxide electronics controlled by low di-
mensional charge carrier transport.
Further to the practical interest, low temperature stud-
ies on similar devices would reveal whether granular
superconductivity22 in SrTiO3 could be realised for small
VG and VSD. Indeed, the behaviour of possible supercon-
ducting cells with dimensions comparable to characteris-
tic length scales may be considerably different from bulk
materials. Moreover, the quantum confinement in the
cells may lift the degeneracy of the lowest energy band
of SrTiO3, affecting the Rashba effect on its surface.
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METHODS SUMMARY
Preparation of Parylene-C thin film was performed
as follows. In a φ46 mm quartz tube, di-monochloro-
para-xylylene was sublimated at 150 ◦C, the dimer flew
into a high temperature (800 ◦C) region,24 where it was
cleaved into two monomer units.16 The reactive inter-
mediates were then transported to a room temperature
deposition chamber at the pressure of 2×10−4 Pa. Upon
condensation on the surface of single-crystalline SrTiO3,
spontaneous polymerisation into Parylene-C took place.
The Parylene-C thin film deposited through this so-called
Gorham method16 provides excellent conformal coating
on the SrTiO3 surface. The thin film of Ta2O5 was de-
posited directly on the top of the Parylene-C by radio
frequency (rf) sputtering at room temperature. We used
a Ta2O5 ceramic target in a flowing Ar gas of 25 sccm
and 5.5 Pa. The rf power was 2 W/inch2, and the sample-
target distance was 140 mm. The thickness of the Ta2O5
layer was ∼200 nm measured by a surface profiler (KLA
Tencor). On the top of Ta2O5, a 150 nm thick Au gate
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FIG. 4. Schematic pictures of the evolution of conductive
cells in the channel as demonstrated in Fig. 3. For increas-
ing VG, the channel varies from insulator to relatively good
metal as the size of the conductive cells increases and a per-
colating current filament is formed. This represents SNDR.
Meanwhile, for increasing VSD, the region near the drain elec-
trode is pinched off. By controlling the two parameters VSD
and VG, we can realise the formation and continuous evolution
of field domains and current filaments; i.e., the competition
of SNDR and the interface depletion at drain, which is not
only the main topic of the research for the resistance change
memory9 but also a common problem associated to the fu-
ture oxide electronics. The filament can be ruptured by the
Joule-heating at the interface to the metal electrode (called
faucet27); one of the widely accepted models of the non-
volatile resistance change (fuse-antifuse resistive switching9).
electrode with a 5 nm Ti adhesion layer was deposited by
electron-beam deposition. The thickness of the Parylene-
C layer was estimated from the measured capacitance
of a built-in capacitor (of area 800× 800µm2), using
the known values ε= 3.2 for Parylene-C, and ε= 25 for
Ta2O5.
We used the Al metal for source and drain electrodes;
Al gives ohmic contact to SrTiO3. For the other parts
of the device fabrication process, we followed the same
method and used the same materials as reported by
Nakamura et al.25
For some samples, the thickness of the gate insula-
tor was also measured by an S-4800 (Hitachi High-Tech)
scanning electron microscope (SEM); the values were
in good agreement with those estimated from the ca-
pacitance. Since the Parylene-C is much softer than
Ta2O5, when we tried to expose the cross sections for the
SEM measurement, either cutting with a scalpel or sim-
ply cleaving, the bilayer at room temperature easily de-
formed (stretches and shrinks at the ends) the Parylene-C
layer, and the fibrils of Parylene-C always extended out
of the cross section. We found that freezing the samples
in liquid N2 facilitates the cleaving.
Fig. 1 (b) shows the comparison of the cross section of
a sample cleaved at room-temperature and one at liquid-
N2 temperature. The Parylene-C cross section in the lat-
ter case appears rather lumpy. However, this was never
observed in the cross sections of the samples cleaved
at room-temperature; thus, it is likely that the uneven
cross section is due to the steep rise of temperature with
heavy bedewing in air after the cleavage in liquid-N2. It
has been shown that a conventionally deposited planar
Parylene-C thin film16 does not possess nanostructured
morphology.26
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